Hi, just a reminder that you're receiving this email because you have expressed an interest in IEEE TTTC Office. Don't forget to add ebs@ieee-tttc.org to your address book so we'll be sure to land in your inbox! 
You may unsubscribe if you no longer wish to receive our emails.
TTTC Header Image
TTTC's Electronic Broadcasting Service

IEEE International Workshop on Defects, Adaptive Test, Yield and Data Analysis 
(DATA'15) 
Oct 8/9 2015 
Will be held in conjunction with ITC 2015 at the Disneyland Hotel, Anaheim, CA  

http://DATA.tttc-events.org/ 

SUBMISSION DEADLINE EXTENDED TO August 31, 2015
CALL FOR PAPERS 
Scope -- Submissions -- Key Dates -- Additional Information -- Committee

Scope

Every year, we revisit the scope of the DATA workshop to capture emerging issues, but the common theme has always been DATA, specifically, semiconductor test and yield data. We need to not only measure and collect data, but also to process the data appropriately for yield analysis.  The data can come from a variety of source, including test sort & fail bins, in-line defect inspection, test measurements, memory bitmapping, scan diagnosis, and physical failure analysis. There is a need to aggregate, overlay, and cross-correlate the data from these various sources in a way that allows efficient yield learning and enables a speedy production ramp. 

The Organizing Committee for the DATA-2015 Workshop is soliciting papers in the area of semiconductor yield analysis, learning, and improvement.  Of particular interest are advanced techniques and new tools for faster data-driven yield learning, data acquisition, the statistical analysis of yield loss in semiconductor manufacturing, and implementation of adaptive test. Preference will be given to real-world case studies.

Ideas or proposals for Embedded Tutorials, Debates, Panel Discussions and Poster style “Spot-Light” presentations describing industrial experiences or research are also invited.

SUGGESTED TOPICS

  • Yield Learning and Analysis
  • Analog Fault modeling and coverage
  • Analog effects in Digital Logic
  • Embedded Instrumentation (iJTAG)
  • Advanced Product Engineering Techniques
  • Product and Project Case studies
  • Advanced DPPM reduction & reliability improvement techniques
  • Data Acquisition & Transport 
  • Dynamic test elimination based on data
  • Adaptive Test for Product Engineers
  • Data Analysis methods, including multivariate data 
  • Fault Localization and Diagnosis
  • Data storage and security
  • I/O Test, Tuning, and Adjustment

Submissions

top

To present at the workshop, send to jdworak@lyle.smu.edu a PDF version of an extended abstract or a full paper (Max 10 pages, double column, 11pt font size, IEEE proceeding format ) by August 31, 2015. Each submission should include full name and address of each author, affiliation, telephone number, FAX and Email address. Camera-ready papers for inclusion in the digest of papers will be due on September 22, 2015.

Key Dates 

top

Submission Date: August 31, 2015

Notification of Acceptance: September 10, 2015 

Camera Ready Paper (.pdf): September 22, 2015

Final Presentation Slides (.ppt): October 1, 2015

Additional Information 
top

Technical Program Submissions: 

Jennifer Dworak

Southern Methodist University, USA. 

E-mail: jdworak@lyle.smu.edu

General Information:

Arani Sinha

Intel, USA.

E-mail: Arani.Sinha@INTEL.com

Committee 
top

GENERAL CHAIR

Arani Sinha, Intel

PROGRAM CHAIR

Jennifer Dworak, SMU

VICE-PROGRAM CHAIR

Wesley Smith, Galaxy

FINANCE CHAIR

Sankaran Menon, Intel 

PUBLICITY CHAIR

Kanad Chakraborty, Intel

PUBLICATIONS CHAIR

Chintan Patel, UMBC

LOCAL ARRANGEMENTS CHAIR

David Park, OptimalPlus

TEST STANDARDS CHAIR

Al Crouch, ASSET InterTech

EU LIAISON 

Paul Simon, Qualtera

STEERING COMMITTEE

Jeffrey Roehr, Texas Instruments

Sankaran Menon, Intel

Adit Singh, Auburn Univ.

M. Tehranipoor, U Connecticut

Hank Walker, Texas A&M

Hans Manhaeve, Q-Star Test

Jim Plusquellic, U. New Mexico

PROGRAM COMMITTEE

Rob Aitken, ARM

Nemat Bidokhti, Cisco

Sreejit Chakravarty, Intel

John Carulli, GlobalFoundries 

Patrick Girard, LIRMM, France

Ajay Khoche, Consultant 

Mike Laisne, Qualcomm 

Amit Nahar, TI 

Suriyaprakash Natarajan, Intel  

Jay Orbon, Consultant 

John Potter, Asset-Intertech

Rajesh Raina, Freescale 

Claude Thibeault, ETS, Canada

Li C. Wang, UCSB

Xiaoqing Wen, KIT, Japan

Qiang Xu, CUHK, Hong Kong

For more information, visit us on the web at: http://DATA.tttc-events.org/

The IEEE International Workshop on Defects, Adaptive Test, Yield and Data Analysis is sponsored by the Institute of Electrical and Electronics Engineers (IEEE) Computer Society's Test Technology Technical Council (TTTC).



IEEE Computer Society- Test Technology Technical Council

TTTC CHAIR 
Michael NICOLAIDIS 
TIMA Laboratory - France 
Tel. +33-4-765-74696 
E-mail michael.nicolaidis@imag.fr

PAST CHAIR 
Adit D. SINGH  
Auburn University - USA  
Tel.  +1-334-844-1847 
E-mail adsingh@eng.auburn.edu

TTTC 1ST VICE CHAIR 
Chen-Huan CHIANG
Alcatel-Lucent - USA
E-mail chen-huan.chiang@alcatel-lucent.com

SECRETARY
Joan FIGUERAS
Un. Politec. de Catalunya - Spain
Tel. +34-93-401-6603
E-mail figueras@eel.upc.es

ITC GENERAL CHAIR 
Michael Purtell
Intersil 
- USA 
Tel. +1-408-372-6015 
E-mail m.purtell@ieee.org

TEST WEEK COORDINATOR
Yervant ZORIAN 
Synopsys, Inc.  USA 
Tel. +1-650-584-7120 
E-mail Yervant.Zorian@synopsys.com

TUTORIALS AND EDUCATION
Paolo BERNARDI
 
Politecnico di Torino
 - Italy
Tel. +39-011-564-7183
E-mail paolo.bernardi@polito.it

STANDARDS
Rohit KAPUR

Synopsys
, Inc. - USA
Tel. +1-650-934-1487
E-mail rkapur@synopsys.com

EUROPE
Giorgio DI NATALE
LIRMM - France
Tel. +33-467-41-85-01
E-mail giorgio.dinatale@lirmm.fr

MIDDLE EAST & AFRICA
Ibrahim HAJJ
American University of Beirut - Lebanon
Tel. +961-1-341-952
E-mail ihajj@aub.edu.lb

STANDING COMMITTEES 
André IVANOV 
University of British Columbia - Canada 
Tel. +1-604-822-6936 
E-mail ivanov@ece.ubc.ca

ELECTRONIC MEDIA 
Giorgio DI NATALE
LIRMM - France
Tel. +33-467-41-85-01
E-mail giorgio.dinatale@lirmm.fr

 

PRESIDENT OF BOARD 
Yervant ZORIAN
Synopsys, Inc.  USA 
Tel. +1-650-584-7120 
E-mail Yervant.Zorian@synopsys.com

SENIOR PAST CHAIR 
André IVANOV 
University of British Columbia - Canada 
Tel. +1-604-822-6936 
E-mail ivanov@ece.ubc.ca

TTTC 2ND VICE CHAIR 
Rohit KAPUR
 
Synopsys, Inc. 
USA
Tel. +1-650-934-1487
E-mail rkapur@synopsys.com

FINANCE 
Chen-Huan CHIANG
Alcatel-Lucent - USA
E-mail chen-huan.chiang@alcatel-lucent.com

IEEE DESIGN & TEST EIC 
André IVANOV
U. of British Columbia Canada 
Tel. +1 
E-mail ivanov@ece.ubc.ca

TECHNICAL MEETINGS 
Chen-Huan CHIANG 
Alcatel-Lucent
 - USA
Tel. +1-973-386-6759
E-mail chenhuan@alcatel-lucent.com

TECHNICAL ACTIVITIES 
Matteo SONZA REORDA
Politecnico di Torino Italy
Tel.+39 090 7055
E-mail patrick.girard@lirmm.fr

ASIA & PACIFIC 
Kazumi HATAYAMA
NAIST - Japan
Tel.+81-743-72-5221 
E-mail k-hatayama@is.naist.jp

LATIN AMERICA 
Victor Hugo CHAMPAC
Instituto Nacional de Astrofisica - Mexico
Tel.+52-22-470-517
E-mail champac@inaoep.mx

NORTH AMERICA 
André IVANOV 
University of British Columbia - Canada 
Tel. +1-604-822-6936 
E-mail ivanov@ece.ubc.ca

COMMUNICATIONS
Cecilia METRA 
Università di Bologna - Italy
Tel. +39-051-209-3038 
E-mail cmetra@deis.unibo.it

INDUSTRY ADVISORY BOARD
Yervant ZORIAN
Synopsys, Inc.  USA 
Tel. +1-650-584-7120 
E-mail Yervant.Zorian@synopsys.com


This message contains public information only. You are invited to copy and distribute it further.

For more information contact the TTTC office or visit http://tab.computer.org/tttc/

To remove or modify your contact information, or to register new users, please click here and follow the on-line instructions.