![]() |
TTTC's Electronic Broadcasting Service |
|
![]() |
Design & Test of Computers |
CALL
FOR PAPERS |
|||||||
Rapid advancements in optical and wireless networking technologies have so increased the capacity of physical links that considerable bandwidth is now available. This trend, along with the ever-increasing demand for advanced functionality and sophisticated services, significantly augments the workload of hardware networking components such as ASICs, SoCs, NoCs, SiPs, boards, and multiboard systems. There are new design, manufacturing, and test challenges for these highly heterogeneous, complex, mixed-signal devices. These challenges will grow as the available bandwidth of the physical links increases even more quickly than the speed of manufactured silicon devices. Designers adopt emerging digital and mixed-signal silicon manufacturing technologies in such components to keep pace with physical media speed, adding new yield and manufacturability problems related to their testability. Addressing these problems requires advanced modeling, design, verification, debugging, and testing methodologies. All these methodologies and corresponding tools are critical for the efficient implementation and unhindered production of future, ultra high-speed, wired and wireless network systems. IEEE Design & Test seeks original manuscripts for a special issue on Design and Test for Building Ultra High-Speed Networks, scheduled for publication in July-August 2007. The goal of this special issue is to present a consolidated study of the state of the art and identify primary research and development directions in the design, test, and evaluation of hardware components for ultra high-speed networks, including design and test methods and tools, implementation practices, and evaluation experiments. Tutorials and surveys are also welcome. Topics of interest include
|
|||||||
Submission and Review Procedures | |||||||
Prospective authors should follow the submission guidelines for IEEE Design & Test. All manuscripts must be submitted electronically to the IEEE Manuscript Central Web site at http://cs-ieee.manuscriptcentral.com. Indicate that you are submitting your article to the special issue on "Design and Test for Building Ultra High-Speed Networks." All papers will undergo the standard IEEE Design & Test review process. Submitted manuscripts must not have been previously published or currently submitted for publication elsewhere. Accepted articles will be edited for structure, style, clarity, and readability. Please see IEEE D&T Author Resources at http://www.computer.org/dt/author.htm, and then scroll down and click on Author Center for submission guidelines and requirements. Schedule
Guest Editors:
|
IEEE
Computer Society – Test Technology Technical Council |
||
TTTC
CHAIR SENIOR
PAST CHAIR
FINANCE
DESIGN & TEST MAGAZINE
TECHNICAL
MEETINGS TECHNICAL
ACTIVITIES ASIA
& SOUTH PACIFIC LATIN
AMERICA NORTH
AMERICA COMMUNICATIONS INDUSTRY
ADVISORY BOARD |
PAST
CHAIR TTTC
1ST VICE CHAIR SECRETARY INTERNATIONAL
TEST CONFERENCE TEST
WEEK COORDINATION TUTORIALS
AND EDUCATION STANDARDS EUROPE MIDDLE
EAST & AFRICA STANDING
COMMITTEES ELECTRONIC
MEDIA |
This message contains public information only. You are invited to copy and distribute it further. For more information contact the TTTC office or visit http://tab.computer.org/tttc/ To remove your name from this mailing list, please email unsubscribetttc@cemamerica.com or login to the TTTC Database and uncheck the EBS (Electronic Broadcast Service) box, which can modified by selecting "Edit" next to "My Subscriptions". |