TTTC's Electronic Broadcasting Service
TTTC Header Image
TTTC's Electronic Broadcasting Service

18th IEEE Workshop on Silicon Errors in Logic System Effects
(SELSE 2022)
May 19 – May 20, 2022
Virtual Event

https://selse.org/

CALL FOR PAPERS

Scope

The growing complexity and shrinking geometries of modern semiconductortechnologies are making high-density, low-voltage devices increasingly susceptible to the influences of electrical noise, process variation, manufacturing defects, transistor aging, and the effects of natural radiation. The system-level impact of these errors can be far-reaching, both in safety-critical aerospace and automotive applications and for large-scale distributed computing. Rapid market evolution and the increase in complexity of electronic devices call for new methodologies to characterize, understand, and improve the reliability of current and future COTS products.  

The SELSE workshop provides a unique forum for discussion of current research and practice in error detection, root-cause analysis, and mitigation in computing systems. SELSE solicits papers that address the effects of errors from a variety of hardware, software, and operational perspectives: diagnostic, computational, architectural, logical, circuit-level, and semiconductor processes. Case studies in real-world contexts are also welcome.

We are happy to announce that the best papers presented at SELSE will be selected for inclusion in the “Best of SELSE” session at IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), 2022. These papers will be selected based on the importance of the topic, technical contributions, quality of results, and authors’ agreement to travel to present at DSN in Baltimore, Maryland, USA, on June 27-30, 2022.

Key areas of interest include (but are not limited to):

  • Error causes, rates and trends in current and emerging technologies, including experimental failure data and characterization of deployed systems;

  • New error detection, analysis, and mitigation techniques and robust software frameworks for resilient system design;

  • Improvements in manufacturing and field testing of complex digital systems;

  • New approaches to the robustness verification of complex hardware and software platforms;

  • Case studies analyzing the overhead, effectiveness, and design complexity of error diagnosis and mitigation techniques;

  • Resilience characterization and strategies for machine learning applications;

  • Resilience in new architectures, for example accelerator-rich systems and inexact/approximate computing;

  • The design of resilient systems for space exploration;

  • The interplay between system security issues and reliability;

  • Modeling and tolerating errors in quantum computing: new designs and algorithms to outlive the NISQ era.

Submissions

Additional information and guidelines for submission are available at http://www.selse.org. Submissions and final papers should be PDF files following the IEEE two-column transactions format. The allowed page limit is fixed to six; the bibliography does not count towards the page limit. Papers are not published through IEEE/ACM nor archived in the digital libraries – however, they are distributed to the workshop attendees.

Key Dates

  • Paper registration (mandatory): January 28, 2022

  • Full Paper Submission (for registered papers): February 04, 2022

  • Author Notification: March 04, 2022

  • Camera-Ready Submission: March 18, 2022

Additional Information

All questions about submissions should be emailed to the general chairs or the program chairs

Paolo Rech (prech@inf.ufrgs.br)

Stefano Di Carlo (stefano.dicarlo@polito.it)

Peter Hochschild (phoch@google.com)

Marcello Traiola (marcello.traiola@inria.fr)

Committee

General Co-Chairs

Paolo Rech, UFRGS and Politecnico di Torino

Stefano Di Carlo, Politecnico di Torino

Laura Monroe, LANL (Emerita)

John Daly, DOD (Emeritus)

Program Co-Chairs

Peter Hochschild, Google

Marcello Traiola, Inria/IRISA

Finance Co-Chairs

Sarah Azimi, Politecnico di Torino

Daniel Oliveira, UFPR

Publicity Chair

TBA

Bay Area Industry Liaisons

TBA

Web Co-Chairs

Sarah Azimi, Politecnico di Torino

Daniel Oliveira, UFPR

Advisors to the Committee

Sarah Michalak, LANL

Vilas Sridharan, AMD

For more information, visit us on the web at: https://selse.org/

SELSE 2022 is sponsored by the Institute of Electrical and Electronics Engineers (IEEE) Computer Society's Test Technology Technical Council (TTTC).



IEEE Computer Society-Test Technology Technical Council

TTTC CHAIR
Chen-Huan CHIANG
Intel - USA
E-mail chen-huan.chiang@intel.com

PAST CHAIR
Michael NICOLAIDIS
TIMA laboratory - France
E-mail michael.nicolaidis@imag.fr

TTTC 1ST VICE CHAIR
Matteo SONZA REORDA
Politecnico di Torino - Italy
E-mail matteo.sonzareorda@polito.it

SECRETARY
Joan FIGUERAS
Un. Politec. de Catalunya - Spain
E-mail figueras@eel.upc.es

TEST WEEK COORDINATOR
Yervant ZORIAN
Synopsys, Inc. - USA
E-mail Yervant.Zorian@synopsys.com

TUTORIALS AND EDUCATION
Paolo BERNARDI

Politecnico di Torino
- Italy
E-mail paolo.bernardi@polito.it

STANDARDS
Rohit KAPUR

Synopsys
, Inc. - USA
E-mail rkapur@synopsys.com

EUROPE
Giorgio DI NATALE
LIRMM - France
E-mail giorgio.dinatale@lirmm.fr

MIDDLE EAST & AFRICA
Ibrahim HAJJ
American University of Beirut - Lebanon
E-mail ihajj@aub.edu.lb

STANDING COMMITTEES
André IVANOV
University of British Columbia - Canada
E-mail ivanov@ece.ubc.ca

ELECTRONIC MEDIA
Giorgio DI NATALE
LIRMM - France
E-mail giorgio.dinatale@lirmm.fr

 

PRESIDENT OF BOARD
Yervant ZORIAN
Synopsys, Inc. - USA
E-mail Yervant.Zorian@synopsys.com

SENIOR PAST CHAIR
Adith SINGH
Auburn University – USA
E-mail adsingh@eng.auburn.edu

TTTC 2ND VICE CHAIR
Rohit KAPUR
Synopsys, Inc. – USA
E-mail rkapur@synopsys.com

FINANCE
Chen-Huan CHIANG
Alcatel-Lucent - USA
E-mail chen-huan.chiang@alcatel-lucent.com

TECHNICAL MEETINGS
Chen-Huan CHIANG
Alcatel-Lucent
- USA
E-mail chenhuan@alcatel-lucent.com

TECHNICAL ACTIVITIES
Matteo SONZA REORDA
Politecnico di Torino - Italy
E-mail matteo.sonzareorda@polito.it

ASIA & PACIFIC
Kazumi HATAYAMA
NAIST - Japan
E-mail k-hatayama@is.naist.jp

LATIN AMERICA
Victor Hugo CHAMPAC
Instituto Nacional de Astrofisica - Mexico
E-mail champac@inaoep.mx

NORTH AMERICA
André IVANOV
University of British Columbia - Canada
E-mail ivanov@ece.ubc.ca

COMMUNICATIONS
Cecilia METRA
Università di Bologna - Italy
E-mail cmetra@deis.unibo.it

INDUSTRY ADVISORY BOARD
Yervant ZORIAN
Synopsys, Inc. - USA
E-mail Yervant.Zorian@synopsys.com


This message contains public information only. You are invited to copy and distribute it further.

For more information contact the TTTC office or visit http://tab.computer.org/tttc/

To remove or modify your contact information, or to register new users, please click here and follow the on-line instructions.